







BK5EA_AMD Block Diagram























TEST4	AP14	APU_TEST4	1
TEST5	AN14	APU_TEST5	1
TEST6	F13		
TEST14	G18	APU_TEST14	
TEST15	H19	APU_TEST15	
TEST16	F18	APU_TEST16	
TEST17	F19	APU_TEST17	
TEST31/RSV1	W24	APU_TEST31	




R0831, R0832, R0836 need to verify mount or un-mount for internal resisto







+1.8VSUS		+1.8VSUS	8,9,11,24,28,80,84,87
+1.8VS		+1.8VS	8,11,24,28,36,57,80,91
+3VSUS		+3VSUS	9,11,23,24,30,31,41,42,51,53,60,62,65,67,81,88,92



STRAP PINS



STRAP	FUNCTION	DEFINITION
SPI_CLK		1:USE 48MHZ CRYSTAL CLOCK AND GENERATE BOTH INTERNAL AND EXTERNAL CLOCKS(DEFAULT) 0:USE 100MHZ PCIE CLOCK AS REFERENCE CLOCK AND GENERATE INTERNAL CLOCKS ONLY
SYS_RST#		1:NORMAL RESET MODE(DEFAULT) 0:SHORT RESET MODE

<Variant Name>

PEGATRON

PEGATRON PROPRIETARY AND CONFIDENTIAL

Title

STRAPS, SOCKET, HS

BG1-HW3 RD

Engineer: Jack_Lee


Size B

Project Name BK5EA

Rev 1.1

Date: Friday, March 09, 2018

Sheet 12 of 107



[I2C_EN_PIN = 0] pin strap mode			
Net / Level	H	L	NC
PRE_SEL	Reserved	-2 dB	0 dB
EQ_SEL_A0	Fixed at 14 dB	Fixed at 7.5 dB	Adaptive EQ
SLEW_CTL	fastest data rate	5 ps slow	10 ps slow
HDMI_SEL#_TEST_A1	DVI	HDMI	N/A





+3VS 8,9,11,24,30,31,32,36,41,44,45,50,51,53,57,60,62,64,69,91,92

[DP159 DDC on]
mount R1306 / R1307 / R1312 / R1313 / R7227 / R7228,
unmount R1308 / R1309 / R1310 / R1311 / R7225 / R7226 / Q7205 / Q7206.




[DP159 DDC snoop only] bypass I2C clock strength
unmount R1306 / R1307 / R1312 / R1313 / R7227 / R7228,
mount R1308 / R1309 / R1310 / R1311 / R7225 / R7226 / Q7205 / Q7206.

[I2C_EN_PIN = 1] I2C control mode
unmount R1320, mount R1319 / R1328 / R1329 / R1332 / R1333,





[I2C_EN_PIN = 0] pin strap mode
mount R1320, unmount R1319 / R1328 / R1329 / R1332 / R1333,
3-level setting (H / L / NC): PRE_SEL / EQ_SEL_A0 / SLEW_CTL
2-level setting (H / L): HDMI_SEL#_TEST_A1










CHA








+1.2V
+0.6VS



CHB







D

C

B

A

A

Title	Author	Year	Journal	Volume	Issue	Page
1. The Effect of Temperature on the Rate of Reaction	John Doe	2018	Journal of Chemical Education	95	3	456-462
2. Kinetics of the Reaction Between Hydrogen Peroxide and Potassium Iodide	Jane Smith	2017	Journal of Chemical Education	94	2	321-328
3. The Effect of Concentration on the Rate of Reaction	Michael Brown	2016	Journal of Chemical Education	93	1	123-130
4. The Effect of Surface Area on the Rate of Reaction	Sarah White	2015	Journal of Chemical Education	92	4	567-574
5. The Effect of Catalyst on the Rate of Reaction	David Green	2014	Journal of Chemical Education	91	5	678-685

<Title>

Size

A

Document Number

BK5EA

Rev

1.1

Date:


Friday, March 09, 2018

Sheet

18


of

94



+1.2V		+1.2V	7,11,15,16,17,57,83
+V_DDR_VREFCA_CHB_DIMM		+V_DDR_VREFCA_CHB_DIMM	17
+V_DDR_VREFCA_CHA_DIMM		+V_DDR_VREFCA_CHA_DIMM	16

PEGATRON		Title : DDR4(3)_CA/DQ Voltage	
BG1-HW3 RD		Engineer: Jack_Lee	
Size A	Project Name BK5EA		Rev 1.1
Date: Friday, March 09, 2018		Sheet	19 of 94

[illegible]

D

C

B

A

A

Title	Author	Year	Journal	Volume	Issue	Page
1. The Effect of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	1	1-15
2. The Impact of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	1	16-30
3. The Effect of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	1	31-45
4. The Impact of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	1	46-60
5. The Effect of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	1	61-75
6. The Impact of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	1	76-90
7. The Effect of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	1	91-105
8. The Impact of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	1	106-120
9. The Effect of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	1	121-135
10. The Impact of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	1	136-150

<Title>

Size

A

Document Number

BK5EA

Rev

1.1

Date:

Friday, March 09, 2018


Sheet

27


of

94

R1.0 0411B Change ROM to 1.8VSUS




+1.8V_SPI 30.44






PCH SMBus

EC
GPU





PCH







Internal Speaker




Type-C Port 3 (Gen 2)



USB 3.0 PORT 0 S/C (Gen 1)



Type C Port 4 (Gen 2)



USB 3.0 PORT 1 (Gen 1)





Table 2. EQ Configuration Options for 1200mV Linearity 0 dB DC Gain Setting

EQ SETTING #	CHx_EQ2 PIN LEVEL	CHx_EQ1 PIN LEVEL	EQ GAIN at 2.5GHz / 5 GHz (dB)
1	0	0	1.9 / 5.5
2	0	R	2.9 / 7.1
3	0	F	3.5 / 8.2
4	0	1	4.4 / 9.3
5	R	0	5.0 / 10.2
6	R	R	5.8 / 11.1
7	R	F	6.4 / 11.8
8	R	1	7.1 / 12.6
9	F	0	7.6 / 13.1
10	F	R	8.2 / 13.8
11	F	F	8.7 / 14.3
12	F	1	9.2 / 14.8
13	1	0	9.6 / 15.2
14	1	R	10.0 / 15.6


Table 1. 4-Level Control Pin Settings

LEVEL	SETTINGS
0	Option 1: Tie 1 KΩ 5% to GND. Option 2: Tie directly to GND.
R	Tie 20 KΩ 5% to GND.
F	Float (leave pin open)
1	Option 1: Tie 1 KΩ 5% to V _{CC} . Option 2: Tie directly to V _{CC} .




PEGATRON Title : DEBUG CONN. <small>PEGATRON PROPRIETARY AND CONFIDENTIAL</small>		
<small>BG1-HW3 RD</small> Engineer: Jack_Lee		
Size B	Project Name BK5EA	Rev 1.1
Date: Friday, March 09, 2018 Sheet 44 of 94		


Controller circuit





Camera







eDP HPD






Touch panel



LCD_VCC for eDP







NOTE: HPDET status

High	Plugged
Low	Unplugged

+5VS 13,31,36,45,50,51,57,69,80,87,91



<Variant Name>

PEGATRON		Title : HDMI-4K2K	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
BG1-HW3 RD		Engineer: <i>Jack_Lee</i>	
Size B	Project Name BK5EA		Rev 1.1
Date:	Friday, March 09, 2018	Sheet	48 of 94

<Variant Name>

PEGATRON

Title : eMMC

BG1-HW3 RD

Engineer: Jack_Lee

Size
C

	Project Name
--	--------------




BK5EA

	Rev
--	-----



Rev
1.1

Date: Friday, March 09, 2018

Sheet 49 of 94



PEGATRON		Title : Thermal Fan
SG1-HW3 RD		Engineer: Jack_Lee
Size B	Project Name BK5EA	Rev 1.1
Date: Friday, March 09, 2018		Sheet 50 of 94



Device enable	
EN	Device
H	Device enabled (Default)
L	Device in standby mode




De-emphasis pulse duration, Short




45

RS121 2 1 4.7KOhm C1_DEW1 RS138 2 1 4.7KOhm
RS123 2 1 4.7KOhm C1_DEW2 RS137 2 1 4.7KOhm



RF requirement








USB 3.0 ports x 1 with Sleep & Charge Left_Down


Device	Pega No.	VX No.
SLGC55544CVTR	0629-00TJ000	06V290000089 (Default)

High Current Limit : 2.275A
Low Current Limit : 2.275A




System Global Power State	TPS2544 Charging Mode	CTL1	CTL2	CTL3	ILIM_SEL	Current Limit Setting
S0	SDP (Standard Downstream)	1	1	0	1 or 0	IUM_HI / IUM_LO
S0	SDP, no discharge to / from CDP	1	1	1	0	IUM_LO
S0	CDP, if a BC1.2 primary detection occurs	1	1	1	1	IUM_HI
S3/S4/S5	Auto mode, no mouse wake	0	0	1	0	IUM_HI
S3	Dedicated Charging Port Auto mode,	0	1	1	X	IUM_HI
S3	SDP, keyboard/mouse wake-up	0	1	0	1 or 0	IUM_HI / IUM_LO












+3V_WLAN_WP1 bypass capacitor:
Place 0.1uF near pin 2,4
Place 10uF near +3V_WLAN_WP1 source side.



Place 0.1uF near pin 72,74.
Place 10uF near +3V_WLAN_WP1 source side.





D

C

B

A

A

Title

<Title>

Size

A

Document Number

BK5EA

Rev	
-----	--

1.1

Date:

Friday, March 09, 2018

Sheet

59


of


94

DC Jack WTB CONN




Battery Connector







PEGATRON			Title : TPM NPCT650	
BG1-HW3 RD			Engineer: Jack_Lee	
Size	Project Name			Rev
Custom	BK5EA			1.1
Date: Friday, March 09, 2018		Sheet 62 of 94		

5					4					3					2					1																																																																										
D																																																																																														
C																																																																																														
B																																																																																														
A																																																																																														
															<div><Variant Name></div> <table><tr><td colspan="10"><div>PEGATRON</div><div>PEGATRON PROPRIETARY AND CONFIDENTIAL</div></td><td colspan="5" rowspan="2">Title USB 2.0 Hub</td></tr><tr><td colspan="15">Engineer: Jack_Lee</td></tr><tr><td colspan="2">Size A</td><td colspan="11" rowspan="2">Project Name BK5EA</td><td colspan="2" rowspan="3">Rev 1.1</td></tr><tr><td colspan="15">Date: Friday, March 09, 2018</td><td colspan="10">Sheet 63 of 94</td></tr></table>										<div>PEGATRON</div> <div>PEGATRON PROPRIETARY AND CONFIDENTIAL</div>										Title USB 2.0 Hub					Engineer: Jack_Lee															Size A		Project Name BK5EA											Rev 1.1		Date: Friday, March 09, 2018															Sheet 63 of 94									
<div>PEGATRON</div> <div>PEGATRON PROPRIETARY AND CONFIDENTIAL</div>										Title USB 2.0 Hub																																																																																				
Engineer: Jack_Lee																																																																																														
Size A		Project Name BK5EA											Rev 1.1																																																																																	
Date: Friday, March 09, 2018															Sheet 63 of 94																																																																															
5					4					3					2					1																																																																										




DB Connector Pin Define(MB Side)

1	+5VSUS
2	+5VSUS
3	+5VSUS
4	+5VSUS
5	+5VA
6	USB_EN
7	USB_OC
8	GND_IO
9	USB_PP1_20
10	USB_PN1_20
11	GND_IO
12	USB_PP2_20
13	USB_PN2_20
14	GND_IO
15	GND_IO
16	GND_IO
17	GND_IO
18	GND_IO
19	CHG_ORG_LED#
20	CHG_BLUE_LED#
21	PWR_BLUE_LED#
22	PWR_ORG_LED#
23	+3VS
24	+3VS




USB HUB 1


From MB
USB20 (IO BD)
Card reader (IO BD)




CHOKE




Crystal




Pull-High



Pull-Low



Power (86.7mA)





Close to Pin 5 Close to Pin 9 Close to Pin 14


FingerPrinter

<Variant Name>			
PEGATRON		Title : USB Hub	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
		Engineer: Jack_Lee	
Size B	Project Name BK5EA		Rev 1.1
Date: Friday, March 09, 2018		Sheet 65 of 94	


66 IO Board Card Reader

**POWER LED**



Charger LED





POWER LED




Charger LED



USB 2.0






PEGATRON		Title : Sensor Board	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
BG1-HW3 RD		Engineer: Jack_Lee	
Size B	Project Name BK5EA		Rev 1.1
Date: Friday, March 09, 2018		Sheet 67 of 94	

68 ME Hole

IOPORT SHIELDING (Screw G)



2017.3.27
R1.3---For ME



2017.4.26
R1.4---For BL


2.5X3.0 NPTH (Screw H)




6mm NPTH (Screw E, K)




CPU NUT (Screw A1) *4




SSD (Screw NUT)




2.5 NPTH (Screw P)



GPU NUT (Screw B1) *2





Audio Jack (screw J)




2017.3.28
R1.3---For ME


(Screw C)





Main Shielding NUT*2



Main shielding (Screw D, L)




Screw support metal (Screw I) *2







CPU Clip (BOT) *20

R1.0 0614 For ME




IO Clip (TOP) *4






Pin	Definition
1	+FP_VCC
2	USBP
3	USBN
4	GND
5	NC
6	NC





U7000G	symbol7
TX2P_DPB0P	AY32
TX2M_DPB0N	BA32
TX1P_DPB1P	AY31
TX1M_DPB1N	BA31
TX0P_DPB2P	AY30
TX0M_DPB2N	BA30
TXCBP_DPB3P	AY28
TXCBM_DPB3N	BA28
DDCAUX3P	AM21
DDCAUX3N	AP21
TXSP_DPA0P	AY36
TX5M_DPA0N	BA36
TX4P_DPA1P	AY35
TX4M_DPA1N	BA35
TX3P_DPA2P	AY34
TX3M_DPA2N	BA34
TXCAP_DPA3P	AY33
TXCAM_DPA3N	BA33
DDCAUX4P	AR23
DDCAUX4N	AP23
REV 0.91	
R17M-P1-50	
/VGA	

U7000H	symbol8
TX2P_DPD0P	AY22
TX2M_DPD0N	BA22
TX1P_DPD1P	AY21
TX1M_DPD1N	BA21
TX0P_DPD2P	AY20
TX0M_DPD2N	BA20
TXCDP_DPD3P	AY19
TXCDM_DPD3N	BA19
AUX1P	AY11
AUX1N	BA11
DDC1CLK	AY10
DDC1DATA	BA10
TXSP_DPC0P	AY27
TX5M_DPC0N	BA27
TX4P_DPC1P	AY26
TX4M_DPC1N	BA26
TX3P_DPC2P	AY25
TX3M_DPC2N	BA25
TXCCP_DPC3P	AY24
TXCCM_DPC3N	BA24
AUX2P	AP19
AUX2N	AM19
DDC2CLK	AY19
DDC2DATA	AU19
REV 0.91	
R17M-P1-50	
/VGA	

U7000Q	symbol5
TX2P_DPE0P	AY18
TX2M_DPE0N	BA18
TX1P_DPE1P	AY16
TX1M_DPE1N	BA16
TX0P_DPE2P	AY15
TX0M_DPE2N	BA15
TXCEP_DPE3P	AY14
TXCEM_DPE3N	BA14
DDCAUX5P	AU27
DDCAUX5N	AV27
REV 0.91	
R17M-P1-50	
/VGA	













R1.0 SMBUS Address is set as DBGDATA_7/6 [10], 0x42, when use SMBUS to read GPU temperature
R1.1 SMBUS Address is set as DBGDATA_7/6 [00], 0x40, when use SMBUS to read GPU temperature





	1-R7475 DBGDATA 5 (BRD_CON_2)	1-R7474 DBGDATA 4 (BRD_CON_3)	1-R7473 DBGDATA 3 (BRD_CON_0)	
MICRON/MTS1J256M32HF-60A 0315-01JGPB	0	0	0	MICRON GDDR5 4GB 256M*32/512M*16
SAMSUNG/K4G80325FB-HC28 0315-01JGPB	0	0	1	SAMSUNG GDDR5 4GB 256M*32/512M*16
HYNIX/H5GC8H24MJR-T2C 0315-01W70P	0	1	0	HYNIX GDDR5 4GB 256M*32/512M*16
TBD	0	1	1	
TBD	1	0	0	
SAMSUNG/K4G1325FE-HC28 0315-01Q90P	1	0	1	SAMSUNG GDDR5 2GB 128M*32/256M*16 DIS MB#2,3 0801
HYNIX/H5GC4H24MJR-T2C 0315-01CY0P	1	1	0	HYNIX GDDR5 2GB 128M*32/256M*16 DIS MB#1
HYNIX/H5GC4H24MJR-ROC 0315-01HR0P	1	1	1	HYNIX GDDR5 2GB 128M*32/256M*16






R1.0 0524D For Vender request



R1.0 0524D For Vender request




R1.0 0524D For Vender request




To Power IC PWROK GPU SVID start wroking

GPU Signal	MAA0_9	MAA0_8	MAA0_7	MAA0_6	MAA0_5	MAA0_4	MAA0_3	MAA0_2	MAA0_1	MAA0_0
Memory Signal Mapping when MF = 0	RSVD	A13/A12	A7/A8	A6/A11	A5/BA1	A4/BA2	A3/BA3	A2/BA0	AI/A9	AO/A10




GPU Signal	MAA0_9	MAA0_8	MAA0_7	MAA0_6	MAA0_5	MAA0_4	MAA0_3	MAA0_2	MAA0_1	MAA0_0
Memory Signal Mapping when MF = 0	RSVD	A13/A12	A7/A8	A6/A11	A5/BA1	A4/BA2	A3/BA3	A2/BA0	ALIA9	A0/A10





PEGATRON		Title GPU-POWER FLOW	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
BG1-HW3 RD		Engineer: Jack_Lee	
Size C	Project Name BK5EA	Rev 1.1	
Date: Friday, March 09, 2018		Sheet 79 of 95	

15W/25W VCORE POWER SUPPLY



[illegible]

Engineer: <u>Neil_Lin</u>			
Size Custom	Project Name <div style="text-align: center; font-size: 1.2em; font-weight: bold;">BK5EA</div>	Rev 1.1	
Date: Friday, March 09, 2018		Sheet 81 of 94	


[illegible]

VRef=0.8V $\pm 1\%$

PEGATRON		Title : +0.9VS	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
Engineer: Neil_Lin			
Size Custom	Project Name	BK5EA	Rev 1.1
Date: Friday, March 09, 2018	Sheet	82	of 94


Date: Friday, March 09, 2018 Sheet 82 of 94

DDR & VTT POWER SUPPLY




<Variant Name>


1.8VSUS POWER SUPPLY



2.5VO POWER SUPPLY




$I_{out} = 0.5A$



<h1>PEGATRON</h1>		Title : POWER_0.9VSUS	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
Engineer: Neil_Lin			
Size Custom	Project Name <div style="text-align: center; font-size: 1.5em; font-weight: bold;">BK5EA</div>	Rev 1.1	
Date: Friday, March 09, 2018	Sheet 85 of 94		

1.35VS_VGA POWER SUPPLY



<Variant Name>


PEGATRON Title: **POWER_1.35VS_VGA**
PEGATRON PROPRIETARY AND CONFIDENTIAL

Engineer: Neil_Lin


Size Custom	Project Name BK5EA	Rev 1.1
----------------	------------------------------	------------

Date: Friday, March 09, 2018	Sheet 86 of 94
------------------------------	----------------

VGA POWER SUPPLY



BATTERY CHARGER



Charger Vendor	TI
Charger P/N	BQ24780SRGRR
Support Hybrid Boost?	YES
Adapter capacity	45W, 65W
Active/Release Point (Hybrid Boost)	Active - 250.38W Release - 217.62W
Enable condition Disable condition	RSOC>40% RSOC<30%


<Variant Name>

PEGATRON Title : **POWER_CHARGER**

PEGATRON PROPRIETARY AND CONFIDENTIAL

Size Custom	Project Name BK5EA	Rev 1.1
Date: Friday, March 09, 2018	Sheet 88 of 94	


+1.8VO_VGA POWER SUPPLY



<Variant Name>



PEGATRON		Title : POWER_1.8VS_VGA	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
		Engineer: Neil_Lin	
Size Custom	Project Name BK5EA		Rev 1.1
Date: Friday, March 09, 2018		Sheet 90 of 94	

LOAD SWITCH




SUSB#_PWR POWER Control

SUSC#_PWR POWER Control




POWER GOOD DETECTOR




+AC_BAT_SYS		+AC_BAT_SYS	45,80,81,82,83,86,87,88
+BAT_CON		+BAT_CON	60,88
+RTC_POWER		+RTC_POWER	81
+5VA		+5VA	64,81
+3VA		+3VA	24,30,31,36,53,57,65,67,81,88
+5VO		+5VO	81,82,83,84,91
+3VO		+3VO	81,84,85,86,90,91
+2.5VO		+2.5VO	84
+1.8VO		+1.8VO	84,88,91
+1.8VO_VGA		+1.8VO_VGA	90
+1.2VO		+1.2VO	83
+0.9VO		+0.9VO	82
+0.9VSUS_VO		+0.9VSUS_VO	85
+0.6VO		+0.6VO	83
+12VSUS		+12VSUS	28,81,91
+5VSUS		+5VSUS	11,41,52,64,81
+3VSUS		+3VSUS	9,11,12,23,24,30,31,41,42,51,53,60,62,65,67,81,88,92
+1.8VSUS		+1.8VSUS	8,9,11,12,24,28,80,84,87
+0.9VSUS		+0.9VSUS	11,85
+12VS		+12VS	31,57,91
+5VS		+5VS	13,31,36,45,48,50,51,57,69,80,87,91
+3VS		+3VS	8,9,11,13,24,30,31,32,36,41,44,45,50,51,53,57,60,62,64,69,91,92
+1.8VS		+1.8VS	8,11,12,24,28,36,57,80,91
+0.6VS		+0.6VS	15,57,83
+3V		+3V	31,45,57,65,67,91
+1.2V		+1.2V	7,11,15,16,17,19,57,83
+2P5VPP		+2P5VPP	16,17,57,84
+1.8VS_VGA		+1.8VS_VGA	57,74,75,76,87,90
+1.35VS_VGA		+1.35VS_VGA	57,72,73,75,77,78,86
+VDDCI_VGA		+VDDCI_VGA	57,75,87
+VDDC_VGA		+VDDC_VGA	57,75,87
+VDDCR_CPU_SOC		+VDDCR_CPU_SOC	11,80
+VDDCR_CPU		+VDDCR_CPU	11,80

FOR POWER TEST



BATTERY IN DETECT



PEGATRON		Title : POWER_SIGNAL	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
BG1-POWER		Engineer: Neil_Lin	
Size Custom	Project Name BK5EA		Rev 1.1
Date: Friday, March 09, 2018		Sheet 93 of 94	

